

Scalable coding

The invention relates to a method of and a device for scalable coding.

The invention further relates to an encoder, a camera system, a method of decoding, a scalable decoder, a receiver, a scalable bit-stream and a storage medium.

5 WO 99/16250 discloses an embedded DCT-based still image coding algorithm. An embedded bit-stream is produced by the encoder. The decoder can cut the bit-stream at any point and therefore reconstruct an image at a lower bit-rate. Since an embedded bit-stream contains all lower rates embedded at the beginning of the bit-stream, the bits are ordered from the most important to the less important. Using an embedded code, the
10 encoding simply stops when the target parameter as the bit count is met. In a similar manner, given the embedded bit-stream, the decoder can cease decoding at any point and can produce reconstructions corresponding to all lower-rate encoding. The quality of the reconstructed image at this lower rate is the same as if the image was coded directly at that rate.

15 The DCT is orthonormal, which means that it preserves the energy. An error in the transformed image of certain amplitude will produce an error of the same magnitude in the original image. This means that the coefficients with the largest magnitudes should be transmitted first because they have the largest content of the information. This means that the information can also be ranked according to its binary representation, and the most significant bits should be transmitted first.

20 Coding is done bit-plane by bit-plane. The DCT coefficients are scanned and transmitted in an order starting from the upper left corner (corresponding to the DC coefficient) and ending in the lower right corner of each DCT block, i.e. from the lowest frequency coefficient to the highest frequency coefficient. Inside a block, the DCT coefficients are scanned in a diagonal order, bit plane by bit plane. After each scanned
25 diagonal, a flag is sent telling if there are any new significant coefficients in the rest of the block.

An object of the invention is, inter alia, to provide more efficient encoding. To this end, the invention provides a method of and a device for coding a signal, an encoder, a

09/830108 042301

camera system, a method of decoding, a scalable decoder, a receiver, a scalable bit-stream and a storage medium as defined in the independent claims. Advantageous embodiments are defined in the dependent claims.

According to a first aspect of the invention, a signal comprising blocks of values is coded to obtain a scalable bit-stream by: representing each block as a sequence of bit planes, wherein most significant bits of the values form a most significant bit plane and respective less significant bits of the values form respective less significant bit planes; and scanning and transmitting the values in an order of decreasing bit plane significance, wherein for each bit plane the step of scanning and transmitting is performed in a rectangular scan zone starting from a corner of the block. The corner position depends on the way the coefficients are ordered. Usually, the scan zone starts in an upper left corner of the block. The invention is based on the insight that data for individual blocks may have a bias for either the horizontal or vertical direction. This is especially the case if the values are transform coefficients, but may also be true for other values. Therefore a rectangular scan zone starting in a corner produces a more efficient encoding of the values of the blocks. For images, the invention minimizes necessary image memory in video/image encoders, decoders and transmission of image/video data along channels. The scanning inside the scan zone can be done in any fashion, as long as the encoder and the decoder are synchronized on this scanning. The invention is especially applicable in the field of low-cost, hardware video compression.

A second embodiment according to the invention is characterized in that the coding is performed on each block individually. Using the rectangular scan zone is suitable for processing individual blocks. An advantage of processing individual blocks is that it offers the possibility to work "on the fly" on each received block without the need for gathering and rearranging all blocks of the signal. This reduces the amount of implementation memory. Because the blocks are coded independently, they can be processed in parallel.

In a further embodiment of the invention the step of scanning and transmitting comprises:

initially marking all values insignificant; and

performing the following steps for each bit plane until a stop criterion is met:

- transmitting a bit for each significant value in a current bit-plane;
- transmitting an indication whether or not any insignificant values become newly significant in the current bit plane; and

- selecting and transmitting dimensions of the rectangular scan zone for the newly significant values in the current bit plane, followed by an indication for each not previously significant value inside the scan zone whether the value has become newly significant and a sign bit for each newly significant coefficient.

5 The order of the steps in this embodiment may be changed without departing from the scope of the invention. Newly significant values are marked such that for a next bit-plane they are regarded significant. As long as no value has become newly significant in a previous bit plane, no significant values exist. For such a bit-plane no bits are transmitted for significant values. This is, e.g., the case for a most significant bit-plane.

10 In an embodiment of the invention, the device is used in a hybrid encoder, the hybrid encoder further comprising a truncator for truncating the scalable bit-stream to obtain an output signal at a certain bit-rate.

15 In an advantageous embodiment, the device is used in an encoder to furnish the scalable bit-stream to a memory for storing a previous frame. This minimizes the necessary memory, which makes it more feasible to integrate a hybrid coder with the memory on a single chip. A hybrid encoder is an encoder that codes both spatially and temporally by, e.g., a two-dimensional data transformation and motion compensation.

20 The aforementioned and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

In the drawings:

Fig. 1 shows an exemplary bit-plane with a rectangular scan zone according to the invention;

Fig. 2 shows a visualization of a coding technique according to the invention;

25 Fig. 3 shows an exemplary embodiment according to the invention;

Fig. 4 shows an example of a scalable image coding method according to the invention;

30 Figs. 5 and 6 show hybrid encoders according to the invention applied in a camera system, wherein the hybrid encoders use a scalable coder to furnish a scalable bit-stream to a memory;

Fig. 7 shows a camera system comprising a further hybrid encoder according to the invention which uses a scalable coder to furnish a scalable bit-stream to an output of the hybrid encoder; and

0930108-042301
T0E240-80T0E888

Fig. 8 shows a decoder for decoding the scalable bit-stream produced by the hybrid encoder of Fig. 7.

The drawings only show those elements that are necessary to understand the invention.

5

In order to generate a bit-stream that can be truncated, the most significant information should be transmitted first, followed by subsequent refinement information. In case of Discrete Cosine Transformation (DCT) coding schemes, which are preferred schemes to the invention, an image is partitioned into rectangular blocks of e.g. 8 x 8 pixels. Each block is transformed separately with a two-dimensional DCT. Resulting DCT coefficients are quantized and transmitted or stored in a progressive manner, so that the most important information is transmitted first. This can be done by successive quantization, where the coding residue is reduced step by step. After the transformation, most of the energy of the image is concentrated in the low-frequency coefficients, and the rest of the coefficients have very small values. This means that there are many zeros in most significant bit planes.

10

15

A bit-plane (BP) is a plane that comprises bits of the transmission coefficients with certain significance. An example of such a bit-plane is shown in Fig. 1. This bit-plane BP comprises a bit for each transform coefficient (8x8) with certain significance. A bit-plane comprising most significant bits of all transform coefficients is called a most significant bit plane (BP_{MSB}). Further, less significant bits form respective less significant bit-planes. Fig. 1 further shows a rectangular scan zone with dimensions: $R_{MAX} = 3$ and $C_{MAX} = 4$, wherein R_{MAX} is a maximum row number and C_{MAX} is a maximum column number. Note that position (0,0) represents a bit of a DC coefficient.

20

25

30

A graphical visualization of a coding method according to the invention is presented in Fig. 2, which method will be explained below. In this embodiment the DC coefficient is transmitted entirely at the beginning of the bit-stream. The other DCT coefficients are encoded and transmitted bit-plane by bit-plane, starting with the most significant bit-plane BP_{MSB} (not counting the sign plane). Although this is a preferred embodiment for e.g. hybrid encoders, it is also possible to encode the DC coefficient in the same way as the other DCT coefficients, i.e. bit-plane by bit-plane. While encoding each bit-plane, a distinction is made between significant and insignificant coefficients. A significant coefficient (SC) is a coefficient for which one or more bits have already been transmitted (in a more significant bit plane). An insignificant coefficient is a coefficient for which no bits

have been transmitted yet. That is the case if all bits in previous bit-planes were zeros. As long as a coefficient has zeros, it is regarded as insignificant.

The significant and insignificant coefficients have different probability distributions. A bit in the current bit plane of a significant coefficient has about equal probability of being a zero or a one. Therefore, there is not much to be gained by trying to more efficiently transmit it. A bit in an insignificant coefficient, however, is very likely to be a zero. Furthermore, because of the properties of the DCT (and typical images), the significant and insignificant coefficients tend to be clustered. This enables us to efficiently transmit many "insignificant zeroes" by a zoning technique.

Initially all coefficients are marked insignificant. Then, starting with the most significant bit plane BP_{MSB} , the encoding is started. An indication (e.g. one bit as shown in Fig. 2: 0 or 1) is transmitted whether any insignificant bits are found in the current bit-plane that become significant, i.e. when a previously insignificant coefficient has a non-zero bit. If these so-called newly significant coefficients (NSC) have been found, their positions are transmitted with aid of the rectangular scan zone as shown in Fig. 1. After the positions of the newly significant coefficients, their sign bits are transmitted. A way of transmitting the positions of the NSC is given below. The bits for the newly significant coefficients do not have to be transmitted, because they are always one. Otherwise, the coefficient would have remained insignificant. The above-described procedure is repeated for each bit plane ($BP_{MSB} \dots BP_{LSB}$) until a certain stop criterion has been met, e.g. a certain bit-rate or quality or just because all bit-planes ($BP_{MSB} \dots BP_{LSB}$) have been put into the bit-stream.

For a certain bit-plane, bits of significant coefficients (zeros and non-zeros) are transmitted automatically before the indication is sent whether or not newly-significant coefficients are present in the current bit-plane. Because all coefficients are marked insignificant at the start of the procedure, for the most significant bit-plane BP_{MSB} no significant coefficients exist and only bits are transmitted for the newly significant coefficients. These newly significant coefficients are then marked significant. This means that when the next bit-plane is processed these coefficients are significant and their bits are transmitted automatically. If no newly significant coefficients are found, an indication is sent (e.g. zero-bit) and the coding proceeds with the next bit-plane.

As mentioned above, to encode the positions of newly significant coefficients, the rectangular scan zone is used. The scan zone indicates the area in which newly significant coefficients have been found. The dimensions of the scan zone are determined by outermost positions of the newly significant coefficients. With reference to Fig. 1, R_{MAX} indicates the

09030108-042301
T0E240-80T0E000

maximum row number (here: 3) and C_{MAX} the maximum column number (here: 4) wherein a newly significant coefficient has been found. Because the scan zone only indicates the maximum area in which newly significant coefficients have been found, exact positions still need to be transmitted. This is done by sending a single bit for each newly significant coefficient inside the scan zone to indicate whether or not the coefficient has become significant. Since it is not necessary to transmit a bit for the coefficients that were already significant (nor for the DC coefficient in case this coefficient has been transmitted separately), this position coding is very efficient.

The encoding is based on the observation that the coefficients with larger magnitude tend to be close with the lower horizontal or vertical frequencies. Therefore, in the prior art a zig-zag or a diagonal scan order is used. These scan orders are signal-independent and assume that the data is concentrated in the upper left triangular zone of the transformed block. Although this assumption is true on average, the invention is based on the insight that individual DCT blocks often have a bias for either the horizontal or the vertical direction. Therefore, a signal dependent rectangular scan zone as described above (also originating in the upper left corner, i.e. lower frequencies) produces a more efficient encoding of the coefficients. The scanning of this zone can be done in any fashion as long as an encoder and a corresponding decoder are synchronized on this scanning. Possible scan orders are, e.g., diagonal, zigzag, vertical or horizontal.

The rectangular scan zone can differ from one block to another block, but also from one bit-plane to another bit-plane within the same block. When no newly-significant coefficients are found within a block for a certain bit-plane, no scan zone is defined. In this case, only a bit is transmitted to indicate that no newly significant coefficients are present.

Note that in the above-described embodiment, the significant coefficients of a current bit-plane are inserted in the bit-stream before the zoning information and newly significant coefficients for the same bit-plane. This order may be changed without departing from the scope of the invention. The significant coefficients can for example be inserted in the bit-stream after the information concerning the newly significant coefficients.

An increase in coding performance can be achieved at the cost of additional complexity if a part of the bit-stream representing the newly significant coefficients is entropy coded, e.g. arithmetic coded. The zoning information can for example be Huffman coded.

Fig. 3 shows an exemplary embodiment according to the invention comprising a DCT transformer 1, a scalable coder 2 and a truncator T 3. The scalable coder 2 comprises:

09830108 "042301
T0E240" 80T0E860

a bit plane switch detector (BPS) 20, a scanning unit (R_{MAX}/C_{MAX}) 21, an index of significant coefficients (ISC) 22 and an output multiplexer 23. An input signal, describing a digitized image, is DCT transformed in the DCT 1 resulting in a signal S. In the scalable coder 2 a DC coefficient is furnished to the output multiplexer 23. After the DC coefficient has been
5 furnished to the multiplexer 23, the bits of the significant coefficients SC indexed in the ISC 22 are forwarded for the current bit-plane detected in BPS 20. In the scanning unit 21, the rectangular scan zone is selected for any newly significant coefficients from the most significant bit-plane BP_{MSB} to the least significant bit-plane BP_{LSB} . If newly significant coefficients are present, the values for R_{MAX} and C_{MAX} are determined and furnished to the
10 multiplexer 23, followed by bits for the newly significant coefficients NSC. These bits comprise the position and sign bits of the NSC as already discussed. This process is repeated for each next bit-plane detected in the BPS 20. The NSC are indexed in ISC 22 and regarded as significant in the next bit-plane. The produced scalable bit-stream O can than be truncated to a desired bit-rate by simply truncating the bit-stream at a desired position in truncator 3.

15 An entire image composed of (DCT) blocks can be coded by coding all DCT blocks separately and concatenating them in a scanning fashion. Another way of coding an entire image is shown in Fig. 4. The image is transmitted in a scalable way, not by concatenating (and truncating if desired) the separate DCT blocks (DCT_1 to DCT_N), but by cyclically scanning the coded DCT blocks and transmitting only a part of the coded
20 transform coefficients (P1, P2, ...), e.g. one or a few bits, of the individual blocks DCT_i with $i = 1$ to N. A next scanning pass then obtains a next part of the coded transform coefficients of the DCT blocks. The number of bits in the selected parts can differ for each block or each scanning pass, e.g. depending on the significance of the part of the coded transform coefficients, as illustrated in Fig 4 for part P3. It is possible to select some bits that represent
25 data of certain significance or a certain coefficient, which are represented by a different amount of bits for different blocks. If a certain DCT block does not have a coded part of certain significance required in the scanning pass, the specific DCT block may be skipped. This is illustrated in Fig. 4 where the block DCT_2 is skipped in the third scanning pass (P3) because DCT_2 does not contain any coded transform coefficients anymore, i.e. the code is
30 exhausted. It is also possible to skip a block in a certain scanning pass, because the significance is only lower than required, illustrated in the fourth scanning pass for DCT_4. It still remains possible to select a next part of the coded transform coefficients of this block DCT_4 in a next scanning pass. In this way, a scalable coding of an entire image is obtained

0930108-042301
T00240-80700000

instead of the block-wise scalable coding as obtained when all DCT blocks are individually coded and concatenating in a scanning fashion.

Hybrid video compression schemes, such as MPEG2 and H.263 use an image memory for motion-compensated coding. In VLSI implementations, this image is usually stored in external RAM because of its large size. To reduce overall system costs, a compression of the image is proposed by a factor 4 to 5 before storage, which enables embedding of the image memory on the encoder IC itself. In a DCT domain encoder, the input signal is directly subjected to a DCT outside of the encoding loop. (see Figs. 5 and 6). This means that motion estimation and compensation need to be performed in the DCT-domain. The local decoding only goes as far as performing a de-quantization (IQ) and inverse MC (IMC). To take advantage of the large number of zero coefficients after quantization (Q) (still present after IQ), a scalable coder (LLC) according to the invention (similar to the scalable coder 2 shown in Fig. 3) is used before storage. A scalable coding method is inherently lossless, but can be quantized from the bit-stream if necessary. Extraction from a memory (MEM) for motion-compensation is performed by a scalable decoder (LLD). Note that almost all of the encoder parts are now situated in the DCT-domain whereas for a traditional, non-DCT domain encoder only a limited part is situated in the DCT-domain.

To control and guarantee the actual storage, scalable compression is used as described above.

Fig. 5 shows a camera system comprising a first DCT domain hybrid encoder according to the invention. The hybrid encoder is in this case a so-called 'PIPI' encoder indicating that it encodes alternating I (intra) and P (inter) frames. The camera system comprises a camera 4 and a hybrid encoder 5. A signal generated by the camera 4 is first DCT transformed in DCT 50. Thereafter, the transformed signal is subjected to motion estimation in ME 51 and to motion compensation in MC 52. The motion compensated signal is quantized in Q 53. The quantized signal is further processed by a zig-zag scanner (ZZ) 58, a run-length encoder (RLE) 59 and a variable length encoder (VLE) 60 to obtain, e.g., an MPEG encoded signal. The quantized signal is further scalable coded in an LLC 54 and thereafter furnished to a memory 55. The required size of the memory 55 can be guaranteed by the buffer/rate control mechanism of the encoder 5 itself. This is because in effect only coefficients of an intra frame I are stored in the memory 55. For applications where encoder cost and edit-ability are more important than compression ratio, such as storage applications, this is a suitable encoder. The loop memory 55 is placed just after the quantizer 53 (via the LLC 54), taking almost full advantage of the parent encoder efforts. To obtain a

09030100-042301
T0E2H0"00T0E000

reconstructed frame that can be used in the motion estimator 51, the encoder further comprises a scalable decoder LLD 56 and an inverse quantizer IQ 57, both coupled to the memory 55. The scalable decoder LLD 56 performs an inverse operation of the scalable coder LLC 54.

At higher compression ratios, required for lower bit-rates, successive P frames must be used. An architecture of a camera system comprising a multiple P frame encoder 7 is shown in Fig. 6. Similar to Fig. 5, the encoder 7 comprises a DCT 70, an ME 71, an MC 72, a Q 73, a ZZ 80, a RLE 81 and a VLE 82. The Q 73 is coupled via an IQ 74 to an inverse motion compensator (IMC) 75 to obtain a reconstructed signal. In between inter-coded frames P an undefined number of non-zero coefficients can now slip through the IMC mechanism 75 directly to a loop memory 78, bypassing the Q 73. A method to actively control the storage demands is to quantize the signals going into the loop memory 78. Some amount of quantization is permissible as long as the image quality stays (significantly) higher than the targeted output quality of the encoder, and the number of successive P frames is limited. This quantizing is performed by simply stripping a certain percentage of the bit-stream for each DCT block, according to the scalable coding principle. A separate buffer control mechanism can profile the image contents and adjust this percentage on the fly. The quantization information is not needed for the decoding phase that is performed in a LLD 79. The additional quantizing is performed by truncator T 77 on a scalable bit-stream produces by an LLC 76. A fall-back mechanism may be employed by switching to intra-blocks if the number of non-zero coefficients is higher than can be accepted. The embodiments shown in Figs. 5 and 6 produce a standard MPEG or similar encoded bit-stream. This bit-stream can be decoded by a standard decoder.

Although in the aforementioned embodiments scalable coding is used within an encoder, i.e. to furnish a scalable bit-stream to a loop-memory, scalable coding can also be used for transmitting a scalable bit-stream to a remote decoder. The receiver then needs means for decoding the scalable bit-stream. Fig. 7 shows a camera system comprising the camera 4 and a hybrid encoder 9. The hybrid encoder 9 comprises: a motion estimator (ME) 90, a motion compensator (MC) 91, a DCT transformer 92, a scalable coder (LLC) 93 (see Fig. 3), an entropy coder (EC) 94 (optional) and a truncator (T) 95. The encoder further comprises an entropy decoder (ED) 96 (optional), a scalable decoder (LLD) 97, an inverse DCT transformer (IDCT) 98, an inverse motion compensator (IMC) 99 and a memory (MEM) 100. Instead of the standard zig-zag scanning, run-length coding and variable length coding, the scalable coder LLC 93 is used to furnish a scalable bit-stream to an output of the

hybrid coder 9. The scalable bit-stream is entropy coded in EC 94, e.g. arithmetic or Huffman coding. The embodiment according to Fig. 7 comprises a truncator (T) 95 in the output path that truncates the scalable bit-stream to obtain an output bit-stream BS with a desired bit-rate. This embodiment provides a convenient, low-complexity bit-rate control that adapts the bit-rate faster and better than an embodiment that uses a feedback loop to adapt a quantizer. Combinations of the embodiment shown in Fig. 7 with the embodiments shown in Figs. 5 and 6 are feasible. If motion compensation is not required, an embodiment mainly comprising the DCT 92, the scalable coder LLC 93 and the truncator T 95 may be used (similar to Fig. 3).

Because the output of the embodiment of Fig. 7 is not a standard MPEG-2 output, a non MPEG-2 standard decoder is required to decode the bit-stream BS. A receiver comprising a scalable decoder 11 is shown in Fig. 8. A scalable bit-stream BS is received in the decoder 11, in particular in the entropy decoder ED 111. The source of the bit-stream BS may be a storage medium 10, but can also be a transmission over some kind of medium. After entropy decoding, the bit-stream BS is scalable decoded in LLD 112. Further elements of the decoder are, an inverse DCT transformer (IDCT) 113, an inverse motion compensator (IMC) 114 and a memory (MEM) 115 which are similar to their counterparts in the encoder 9. Bits of coefficients that are affected by a truncation can be set to zero, to expected values or to random values by the decoder 11. The decoded bit-stream can be displayed on a display D 12. Depending on the complexity of the encoder, the ED 111 or the IMC 114 and the MEM 115 can be omitted.

In summary, the invention proposes a method of and a device for coding a signal to obtain a scalable bit-stream. The signal comprises blocks of values. Each block is represented as a sequence of bit planes and the values are scanned and transmitted in an order of decreasing bit plane significance. For each bit plane the scanning and transmitting are performed in a rectangular scan zone starting from a corner of the block (usually an upper-left corner). Preferably, the scanning and transmitting is performed on each block individually. The produced bit-stream is quantized to a desired bit-rate by simple truncating the bit-stream at a desired position. Initially all values are marked insignificant. For each bit-plane, a bit is transmitted for each significant value, i.e. a value that has been newly significant in a previous bit-plane. Besides the significant values, an indication is transmitted whether or not any insignificant values become newly significant in the current bit plane. The dimensions of the rectangular scan zone are selected and transmitted for the newly significant values in the current bit plane. This is followed by an indication for each not previously

significant value inside the scan zone whether the value has become newly significant and a sign bit for each newly significant value. After that a next bit plane is processed. The values may be transform coefficients.

It should be noted that the above-mentioned embodiments illustrate rather than
5 limit the invention, and that those skilled in the art will be able to design many alternative
embodiments without departing from the scope of the appended claims. Images may be
divided in sub-images, wherein the invention is applied to the sub-images rather than the
image. In the claims, any reference signs placed between parentheses shall not be construed
as limiting the claim. The word "comprising" does not exclude the presence of other
10 elements or steps than those listed in a claim. The invention can be implemented by means of
hardware comprising several distinct elements, and by means of a suitably programmed
computer. In a device claim enumerating several means, several of these means can be
embodied by one and the same item of hardware.

F0E240" 80T0E860